this post was submitted on 23 Oct 2024
745 points (98.9% liked)

Technology

59594 readers
3398 users here now

This is a most excellent place for technology news and articles.


Our Rules


  1. Follow the lemmy.world rules.
  2. Only tech related content.
  3. Be excellent to each another!
  4. Mod approved content bots can post up to 10 articles per day.
  5. Threads asking for personal tech support may be deleted.
  6. Politics threads may be removed.
  7. No memes allowed as posts, OK to post as comments.
  8. Only approved bots from the list below, to ask if your bot can be added please contact us.
  9. Check for duplicates before posting, duplicates may be removed

Approved Bots


founded 1 year ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
[–] [email protected] 57 points 1 month ago (3 children)

takes this opportunity to develop a high performance RISC V core

They might. This would never be open sourced though. Best case scenario is the boost they would provide to the ISA as a whole by having a company as big as Qualcomm backing it.

[–] [email protected] 48 points 1 month ago

RISC V is just an open standard set of instructions and their encodings. It is not expected nor required for implementations of RISC V to be open sourced, but if they do make a RISC V chip they don't have to pay anyone to have that privilege and the chip will be compatible with other RISC V chips because it is an open and standardized instruction set. That's the point. Qualcomm pays ARM to make their own chip designs that implement the ARM instruction set, they aren't paying for off the shelf ARM designs like most ARM chip companies do.

[–] [email protected] 20 points 1 month ago

The RISCV instruction set IS open source. What they'd do to ratfuck it is lock the bootloader or something.

[–] [email protected] 2 points 1 month ago (1 children)

BUT Imagine if it was open sourced. God, Gods, by the nine, would be heaven.

[–] [email protected] 3 points 1 month ago

If Qualcomm released a FOSS RISC-V IP core that would've required spending multiple millions on hardware engineer salaries (no chance in hell), I would:

  1. Spontaneously ejaculate
  2. Pull out my FPGA